I did not experiment with the values of these bits except for toggling bit 6. I want to boot an ide hd from a jmb card. The problems with configuration register 0x are more problematic. They seem important, causing PCI config register bits 0xed[5: Duufus, I had in the past this card: I did have some issues with the card being seated properly in the PCIe slot. I think what you want is to change b1 02 to b1
|Date Added:||6 October 2008|
|File Size:||61.71 Mb|
|Operating Systems:||Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X|
|Price:||Free* [*Free Regsitration Required]|
I want to boot an ide hd from a jmb card.
The bytes that were changed here are x86 code that reads the PCI configuration register and does something with the value. In no case did setting 0xdf cause the JMB to become a multi-function device. Actually, there is only one sata connexion, not two.
JMicron JMB vs. P35 express SATA controller? – Ars Technica OpenForum
This seems to put the controller in AHCI mode. At this point in the code, register cl should contain the byte read from PCI configuration register 0xdf.
You know if it is possible?. This changes mov cl, 0x02 to mov cl, 0x The option ROM loads, correctly reports connected drives, and allows booting from them.
Seems to take values of 0xc2 or 0x Please work with the latest bios and share it. The problems with configuration register 0x are more problematic.
Change three instances of b1 02 to b1 It seems like bits [1: Or is there any trick? With df set, the option ROM does not detect any sara, despite spending several minutes. There were problems with OSX with the sataa patch which is why the second one exists.
Duufus, I had in the past this card: Which can be found here: They might be similar enough you could replace one with the other, but they also might not be.
JMicron JMB36X SATA Controller Driver Driver – TechSpot
Do i need to fix a checksum value as well? The sum of all bytes in the file should be 0x Linux sets register 0x41 to 0xa1, while the option ROM will set it to 0xf1 or 0x Register Function 43 Defaults to 0x Therefore, I chose to mjb363 register df to cause the option ROM to quit without detecting drives. Option ROM sets this to either 0xf1 or 0x Email will not be published required. I did have some issues with the card being seated properly in the PCIe slot.
These configuration registers seem to control the hardware directly.
JMicron JMB363 eSATA Controller Drivers
As for me, I no longer have the card…. You can download 1. They certainly appear to be the same, I have replaced the orom inside the bios of the R3E and the device is now running in AHCI mode. I want to create an AHCI patched verson of 1.
Header Type ‘non-bridge’ single-func Vendor: Many thanks for the modded ROM.